Asynchronous FIFO with odd depth : verilog
This is a discussion on Asynchronous FIFO with odd depth within the verilog forums in Programming Languages category; I need to design asynchronous fifo with ODD depth. Please let me know if it is feasible in first place. If yes, please suggest the changes I need to make in the regular asynchronous design with depths 2^N or 2*N....
![]() |
| | LinkBack | Thread Tools |
|
#1
| |||
| |||
| Please let me know if it is feasible in first place. If yes, please suggest the changes I need to make in the regular asynchronous design with depths 2^N or 2*N. |
![]() |
« Previous Thread
|
Next Thread »
| Thread Tools | |
| |
| ||||
| Thread | Thread Starter | Forum | Replies | Last Post |
| Asynchronous FIFO with odd depth | navinks | verilog | 0 | 06-26-2009 01:02 AM |
| Asynchronous FIFO with depth that is not a power of 2 | usenet | verilog | 6 | 05-15-2008 04:10 AM |
| FIFO depth | usenet | verilog | 1 | 10-15-2007 02:30 AM |
| FIFO depth | usenet | vhdl | 1 | 10-15-2007 01:55 AM |
| FIFO depth? | usenet | vhdl | 4 | 01-18-2007 07:04 AM |
All times are GMT -5. The time now is 08:52 AM.


