some verilog basic questions - verilog

This is a discussion on some verilog basic questions - verilog ; I am a noob in Verilog and I am having difficulty to understand the concept of words. What is it in verilog? If I am asked to write in a single line: 1. code that declares a 12-bit by 16-word ...

+ Reply to Thread
Results 1 to 2 of 2

some verilog basic questions

  1. Default some verilog basic questions

    I am a noob in Verilog and I am having difficulty to understand the concept of words. What is it in verilog?

    If I am asked to write in a single line:
    1. code that declares a 12-bit by 16-word memory called mem1
    2. code that assigns the fifth word of mem1 the decimal value 127 on the positive edge of the signal clock.

  2. Default Re: some verilog basic questions

    >1. code that declares a 12-bit by 16-word memory called mem1
    bit [12:1] mem1 [16:1];
    It declares a memory, whose size is 16 words/ 16 memory locations.
    each word or memory location is of 12 bit wide...

    >2. code that assigns the fifth word of mem1 the decimal value 127 on the positive edge of the signal clock.
    always @(posedge clk) begin mem1[5] = 127; end

+ Reply to Thread

Similar Threads

  1. Dumb Verilog Questions - Mostly about assignments
    By Application Development in forum verilog
    Replies: 8
    Last Post: 04-12-2008, 10:14 PM
  2. Some System Verilog questions
    By Application Development in forum verilog
    Replies: 1
    Last Post: 04-25-2007, 06:54 AM
  3. Some System Verilog questions
    By Application Development in forum vhdl
    Replies: 0
    Last Post: 04-25-2007, 02:14 AM
  4. Simulation mismatch for a basic example (Verilog-XL vs ModelSim)
    By Application Development in forum verilog
    Replies: 3
    Last Post: 08-23-2006, 08:24 PM
  5. System Verilog Questions
    By Application Development in forum verilog
    Replies: 4
    Last Post: 06-07-2006, 09:28 AM